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Abstract
We have developed a novel solution-based integration scheme featuring organic
and metal-oxide semiconductors with a polymeric gate dielectric. The inte-
gration relies on a facile subtractive patterning technique for the semiconduc-
tors, which, through the selection of an appropriate etch stopper, leads to ideal
transistor performance. We utilized this novel integration scheme to fabricate
self-aligned transistors and logic circuits with a high mobility p-type conjugated
polymer and an n-type amorphous oxide semiconductor, along with a composite
polymeric gate dielectric, all solution-deposited by spin coating. The resulting
complementary logic gates are capable of rail-to-rail transitions, low-voltage op-
eration down to a 3.5V power supply, and ample noise margins. Thanks to
the self-aligned-gate approach and the state-of-the-art balanced mobilities of
the selected semiconductors, our logic gates achieve megahertz operation, thus
demonstrating the strength of our hybrid integration scheme.
Keywords: Organic thin-ﬁlm transistors, Metal-oxide thin-ﬁlm transistors,
Self-aligned-gate transistors, Hybrid complementary logic, Solution-processed
electronics
1. Introduction
The inherent ambipolarity of organic semiconductors has always sustained
the promise of all-organic complementary logic circuit integration [1, 2]. Bring-
ing together a p- and an n-type organic semiconductor pair on the same sub-
strate would indeed help realize the beneﬁts of silicon-like logic circuits in terms
of low power dissipation, robust operation, and ease of design [3]. The promise
is yet to be fulﬁlled in a practical manner, however, as the steady progress to-
wards high-mobility p-type organic semiconductors with excellent air stability
is not yet matched fully by the n-type counterpart [4, 5]. As a consequence,
over the years most investigators resorted to the less desirable unipolar circuit
options utilizing one single p-type semiconductor [6, 7, 8, 9]. Top-performance
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2implementations of this kind allowed logic-stage propagation delays in the re-
gion of the microsecond [7, 8]. All-organic complementary circuits have also
been demonstrated by a number of groups, inherently giving much larger noise
margins and reduced power dissipation [10, 11, 12]. The inferior mobilities and
stability of the n-type organic semiconductors, however, inevitably led to lower
speed performance and reliability with respect to the unipolar p-type-only case.
The concurrent emergence of amorphous metal-oxide semiconductors, fea-
turing a far superior n-type performance and stability, led investigators towards
hybrid complementary circuit integration, comprising a metal-oxide in combi-
nation with a p-type organic semiconductor [13, 14, 15, 16]. The beneﬁts of the
complementary approach, together with the choice of top-performance materials
from these two classes of semiconductors, generally aﬀorded a higher operational
speed and reliability than the all-organic complementary counterpart. All these
implementations, however, were based on a bottom-gate geometry with an in-
organic gate dielectric not processed from solution, and had at most only one
of the semiconductors deposited from solution.
In this study we address the challenge of realizing high-speed and top-
performance logic within an approach that allows solution processing of both n-
type oxide and p-type organic semiconductors and of a compatible low-temperature
gate dielectric. Speciﬁcally, we present a process ﬂow in which the complemen-
tary pair of top-performance solution-processed semiconductors is integrated on
the same chip along with a solution-deposited polymeric gate dielectric.
2. Experimental
We achieved complementary integration through a process ﬂow featuring a
top-gate, staggered, and self-aligned architecture. The process ﬂow was devised
to allow the solution-based deposition of a p-type organic semiconductor (OS)
and an n-type amorphous-metal-oxide semiconductor (AMOxS), both processed
by spin coating, patterned subtractively, and capped oﬀ with a shared polymeric
gate dielectric.
A general illustration of our process ﬂow is shown in Fig. 1. The starting
substrate consists of a glass slide on which thermally-evaporated gold source and
drain electrodes are deﬁned by photolithography (all patterned with a channel
length of L = 10µm and a channel width of W = 1000µm, unless stated oth-
erwise). The amorphous metal-oxide is deposited and patterned ﬁrst, given its
higher processing temperature and superior resistance to solvents, followed by
the deposition and patterning of the organic semiconductor. Subsequently, a
shared gate dielectric is blanket coated on the sample, and the further process-
ing steps required to achieve the self-aligned gate electrodes is performed as
described in [17] (with the aluminum gate electrodes being thermally evapo-
rated through a shadow mask). Finally, circuit connectivity is realized on top
of a circuit dielectric (photolithographically patterned S1813, Shipley Microp-
osit) by opening via holes through it by a combination of photolithography and
oxygen-plasma ashing, and by depositing metal interconnects either by thermal
3evaporation, or from a commercial silver-based ink (TEC-IJ-050, InkTec Co.,
Ltd.) with a home-built single-nozzle printer.
Both semiconductors are blanket deposited by spin coating, and thus sub-
tractive patterning is necessary to conﬁne each of them to the active areas of
their respective TFTs (thin-ﬁlm transistors). The etching of the amorphous
metal-oxide is achieved with diluted hydrochloric acid (by conventional lithog-
raphy), whereas oxygen-plasma is used for the organic semiconductor. While
etching the semiconductors, a suitable etch stopper (ES) is required to protect
the active regions of the would-be TFTs. We tested two diﬀerent etch stop-
pers, one consisting of a photopatterned micron-thick S1813 ﬁlm, and another
made of a 35nm-thick thermally-evaporated aluminum ﬁlm (patterned through
a shadow mask). To avoid damaging the semiconductors during the etch stop-
per deposition, a 100nm-thick CYTOP (Asahi Glass Co., Ltd.) layer was
employed, subsequently patterned by oxygen plasma. At the very end of the
semiconductor patterning process, the protective S1813/aluminum capping oﬀ
the CYTOP islands was stripped by immersion in a suitable solvent (acetoni-
trile and Shipley's MF-319, respectively), so that the sample could undergo the
further steps required for circuit integration.
We implemented this process ﬂow with a particular combination of semi-
conductors. The organic one we selected is IDT-BT, a top performance p-type
polymer which was reported to give hole mobility up to about 2cm2V −1s−1
without requiring any high-temperature treatment [18]. The metal-oxide semi-
conductor used in combination with IDT-BT is a solution-processed alkoxide-
based IZO, produced in thin-ﬁlm form according to the `solgel on chip' detailed
elsewhere [19, 20]. Banger et al. characterized the properties of this metal-oxide
in bottom-gate inorganic transistors, demonstrating a semiconducting behavior
strongly dependent on process temperature, with mobility values in the region
of 2− 4cm2V −1s−1 at the lowest reported process temperatures (200− 225oC)
[19]. In order to have balanced semiconductor mobilities for optimum circuit
speed, we utilized a process temperature of 250oC for the IZO, so to match the
mobility of IDT-BT in the top-gate conﬁguration.
We performed a preliminary test of our novel integration scheme by realiz-
ing transistor arrays with the two kinds of etch stoppers described above. From
the structural point of view, we found that both were adequate in producing
the desired device stacks. As for the electrical behavior of the resulting TFTs,
however, we observed unsatisfactory performance with the S1813 etch stop-
per. Typical transistor transfer characteristics for this particular case are shown
in Fig. 2a-b. The organic TFTs perform as expected, whereas the metal-oxide
ones give currents and mobilities orders of magnitude below their typical perfor-
mance, and exhibit large hysteresis. In the case of the aluminum etch stopper,
instead, structural integrity came along with top-performance transistor behav-
ior. Figure 2c-d shows the resulting transfer curves of representative n- and p-
type devices. Both semiconductors give the expected mobilities, and the fact
that the transfer curves are approximately mirror-images of each other suggests
optimal operation for complementary logic. We thus believe that the perfor-
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Figure 1: Schematic process ﬂow (a) and top-view of one of our circuit samples (b). In our
process ﬂow, the AMOxS is patterned ﬁrst (via conventional wet etching), and passivated
with CYTOP/ES before undergoing oxygen plasma. A similar procedure is utilized for the
passivation and patterning of the OS. Finally, circuit connectivity is realized by means of metal
tracks deposited on the circuit dielectric. The speciﬁc circuit shown in (b) is a three-stage
ring oscillator, whose performance is detailed in Sec. 3.
5mance degradation of the metal-oxide semiconductor observed with the S1813
etch stopper results from its insuﬃcient barrier properties with respects to the
energetic oxygen-plasma species the sample is exposed to during the patterning
steps.
With regards to the aluminum etch stopper, it is noteworthy that the ultra-
thin dielectric and organic semiconductor ﬁlms allow very short oxygen-plasma
etching cycles (7min for a 300W RF power). Moreover, the aluminum evapora-
tion can be carried out in medium vacuum, as the sole purpose of the resulting
ﬁlms is to act as a barrier against oxygen plasma (e.g., in our system equipped
with a 600L/s diﬀusion pump each evaporation cycle takes only 10min). There-
fore, the process utilizing the aluminum etch stopper allows complementary
integration with minimal time overhead, and it is thus competitive with the
sought-after printing-based integration schemes. Finally, we note that our in-
tegration process with the aluminum etch stopper is potentially not limited to
CYTOP as part or the entirety of the transistor gate dielectric, given that
our samples are not exposed to any organic etchant throughout the process.
In point of fact, provided their etchability by oxygen plasma, any polymeric
dielectric would be suitable, thanks to their well-established compatibility with
organic semiconductors, and in the light of their wide applicability to amorphous
metal-oxide semiconductors [21]. Our process thus allows a great freedom in the
selection of the gate dielectric, and, in particular, paves the way for the adop-
tion of attractive high-κ alternatives for low-voltage operation. For the speciﬁc
implementation discussed in the following, we employed a bilayer gate dielectric
comprising a 100nm-thick CYTOP ﬁlm topped with a 180nm-thick PMMA
one.
The current-voltage characterization of TFTs and logic gates was performed
at room temperature in a nitrogen-atmosphere glovebox (O2 below 2ppm at
all times) utilizing an HP4155C SPA (Agilent Technologies). The reported
transistor mobility was calculated from the saturation transfer characteristics
as 2 (CIW/L)
−1 (d√ID/dVG)2, where CI is the transistor gate capacitance per unit
area. The time-domain characterization of the ring-oscillator circuits discussed
below was carried out with a Tektronix oscilloscope (TDS2014B).
3. Results and Discussions
Representative voltage-transfer characteristics (VTCs) of a complementary
inverter realized with our solution-based process are shown in Fig. 3a. These
VTCs were measured for a range of power supply voltages going from 5V to 50V .
Rail-to-rail operation is apparent, even for power supply voltages below 10V .
Although low voltage operation was not among the design goals we pursued
(i.e., the dielectric stack we employed consists of low-κ polymers and has a
cumulative thickness of 280nm), the measured VTCs reﬂect the strength of the
complementary approach: as long as the n-type TFT has a much greater current
capability than the p-type one, then for a logic high at the input the output
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(b) IZO (250oC).
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(c) IDT-BT.
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Figure 2: Transfer characteristics and charge-carrier mobilities of the IDT-BT and IZO TFTs
produced according to our process ﬂow. (a) and (b) were obtained from a sample patterned
with the S1813 etch stopper, and were measured at |VDS | = 40V . (c) and (d) were obtained
from a sample patterned with the aluminum etch stopper, and were measured at |VDS | = 30V .
The minor diﬀerences in p-type performance arise simply from batch-to-batch variations.
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Figure 3: Representative VTCs (a), gain functions (b), normalized noise margins (c), and
switching thresholds (d) of our complementary inverters at diﬀerent power supply voltages.
terminal will be driven to the logic low, even if the transistors are operating in
the subthreshold region (and a symmetric argument applies to the opposite set
of logic values). The gain functions of our inverters are also shown in Fig. 3b,
indicating that a gain above 14V/V is consistently observed for power supply
voltages greater than 10V . A peak gain of 16V/V is achieved for suﬃciently
high VDD.
To quantify the robustness of our logic with respect to its ability to reject
electrical noise, we extracted the noise margins of our inverters. In particular,
we calculated the noise margin for high input, NMH , and the noise margin for
low input, NML, which are deﬁned as NMH = VOH − VIH and NML = VIL −
VOL.[22] Here, VIL and VIH are the input voltages at which dVOUT /dVIN = −1
(VIL < VIH), VOH is the output high level, namely the output voltage for
VIN = VIL, and VOL is the output low level, namely the output voltage for
VIN = VIH . The noise margins of our inverter gates, normalized with respect
to the ideal value of VDD/2, are shown as a function of power supply voltage
in Fig. 3c. Their values are nearly constant and above 50% for most of the
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Figure 4: VTCs of three-stage (a) and ﬁve-stage (b) inverter chains.
tested power supply voltage range, with the noise margin for high input being
always higher than the one for low input and the gap becoming slightly larger at
higher VDD. Such robust noise margins partly arise from the switching threshold
staying quite close to the ideal value of VDD/2 for all the tested power supply
voltages, as shown in Fig. 3d. Furthermore, this conﬁrms that the two equally-
sized TFTs in our inverters have symmetric current capabilities thanks to their
similar mobilities.
The large noise margins suggest that an inverter of the type presented above
should be able to drive a replica of itself. Indeed, we tested this by fabricating
inverter chains comprising up to ﬁve inverters of the same size. The VTCs
of three-stage and ﬁve-stage inverter chains are shown in Fig. 4. These plots
demonstrate that our hybrid complementary technology has switching capability
down to a VDD of 3.5V , and conﬁrm its robust noise margins. These VTCs
exhibit sharp rail-to-rail transitions, with switching thresholds all nearly halfway
the power supply voltage.
In order to assess the applicability of our hybrid process to the realization
of fast complementary logic, we fabricated ring-oscillator circuits, which give a
measure of the propagation delay of an inverter, namely the most basic indicator
of the switching speed of a technology. In our ring oscillators, which counted
three stages, all equally-sized TFTs had an aspect ratio of 1000µm/5µm. The
top view of a ring oscillator of this kind is shown in Fig. 1b. The ring oscilla-
tors were characterized for a range of power-supply voltages going from 10V to
70V . In order to probe the oscillation frequency without interfering substan-
tially with the ring oscillator operation, we employed an additional p-type TFT
whose gate electrode was connected to a node of the ring oscillator. The intro-
duced asymmetry in the loading of the inverters in the ring amounts only to the
gate capacitance of an extra TFT, orders of magnitude lower than what would
be contributed if a passive probe were connected to the same node to perform
910 20 30 40 50 60 70
0.0
0.5
1.0
1.5
2.0
 
VDD [V]N
or
m
al
iz
ed
 F
re
qu
en
cy
 [M
H
z]
100
101
102
103
104
105
106
N
or
m
al
iz
ed
 F
re
qu
en
cy
 [H
z]
/  measured
          fit
Figure 5: Normalized oscillation frequency of one of our three-stage ring oscillators as a
function of the power supply voltage. The black squares represent the measured data in
linear scale, and their ﬁt to Eq. 1 is given by the solid black curve. The blue squares,
which represent the measured frequency in semilogarithmic scale, are meant to highlight the
appreciable oscillation even at low power supply voltages.
the measurement. The drain current of this additional TFT was then fed to an
oscilloscope, which allowed us to monitor the oscillation period of the ring. Fig-
ure 5 shows a representative plot of the normalized oscillation frequency versus
power supply voltage of the inverters in the ring, derived from the measured os-
cillation through the equation fN = 2n/τosc, where n is the number of stages of
the ring (i.e., n = 3 in our case) and τosc is the oscillation period. The normal-
ized oscillation frequency fN is the reciprocal of the propagation delay τp of the
signal through a single inverter gate in the ring, and is an intensive (i.e., inde-
pendent from the number of stages) measure of the speed of a technology. The
plot in Fig. 5 shows that the normalized oscillation frequency reaches values in
excess of 1MHz for VDD > 60V . We thus observe a performance that is compa-
rable to the work of Bode et al. using UHV-evaporated organic semiconductors
[10], and at least an order of magnitude faster than most all-organic solution-
processed complementary implementations at equivalent channel length [11, 12].
This speed performance is also well aligned with the most performing hybrid im-
plementation reported thus far, produced by Mourey et al. with ALD-deposited
dielectric and AMOxS [15]. In fact, not only our circuits achieve state-of-the-
art performance, but also they constitute, to our knowledge, the ﬁrst realization
of hybrid complementary logic utilizing semiconductors and gate dielectric all
processed from solution.
An approximate model for an inverter's transient response treats its tran-
sistors as constant current sources[23]. Within this picture, for the potential at
an inverter's output node to change by VDD/2, it would take a time
τ Ip =
C†LVDD
µCI
W
L (VDD − VT )2
, (1)
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where we have assumed that the constant transistor current is equal to its
saturation value at |VGS | = VDD. Here C†L lumps the capacitive load of the
inverter, and CI is the gate capacitance of its component transistors. By ﬁtting
the measured switching frequency to Eq. 1, we obtain the solid black curve in
Fig. 5, and an estimate of the capacitive load of the single inverter amounting
to C†L = 50pF . Given that in a ring oscillator each inverter is loaded with
a replica of itself, and that the calculated input capacitance of an inverter in
the ring is 16pF (2AGCI , AG being the area over which the gate electrode is
coupled to the semiconductor), we ﬁnd that the capacitive load inferred from the
ﬁtting procedure is indeed reasonable, especially because the ﬁtting algorithm
used here is bound to give C†L > CL, CL being the actual capacitive load
of an inverter in the ring. From this we gather that the self-loading in our
circuits is minimal (i.e., the capacitance of the transistors in an inverter gives
a negligible contribution to the inverter's capacitive load), as we would expect
from a self-aligned-gate process. Moreover, we are conﬁrmed that the area of
the self-aligned-gate windows is to be kept as small as possible to obtain a high
switching speed.
Additionally, the semilogarithmic-scale trace in Fig. 5 shows that reasonably
fast transitions (3.2kHz at VDD = 10V ) occur even for power supply voltages
at and below the VT of the component TFTs (cf. Fig. 2c-d). This comes
as no surprise, given the nearly-ideal inverter VTCs we measured for power
supply voltages at and below 10V . At such low voltages, Fig. 5 shows that the
normalized switching frequency deviates from Eq. 1. This is in strong analogy
with the semilogarithmic-scale plot of a transistor's transfer characteristics: the
power-law dependence of the current on the gate-to-source voltage observed
above threshold no longer holds in the vicinity of VT , and an exponential branch
is observed further down the gate-voltage axis. Returning to the fN − VDD
trace in semilogarithmic scale, the departure from the power-law dependence
of fN on VDD provides further conﬁrmation of the subthreshold operation of
our technology observed in the VTCs in Fig. 3a and Fig. 4. To the best of
our knowledge, this is the ﬁrst report of such behavior in organic/metal-oxide
circuits, the great signiﬁcance of which lies in its potential for ultra-low-power
applications.
The excellent static and dynamic performance of our hybrid circuits comes
with the added beneﬁt of negligible power dissipation, as allowed by their com-
plementary nature. In fact, our hybrid logic circuits draw no power for constant
logic inputs (i.e., static power), and their consumption arises solely during logic
transitions (i.e., dynamic power). Referring to the prototypical case of an in-
verter gate, the dissipation of static power is determined by the current Istat
ﬂowing between the supply and ground rails in steady state:
Pstat = IstatVDD (2)
As n- and p- type transistors in one of our inverters are alternatively in
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the cut-oﬀ region, Istat is limited to the minuscule amount of current ﬂowing
through their channel for a zero gate-to-source voltage. Speciﬁcally, Istat is
equal to the oﬀ current through the p-/n- type transistor at |VDS | = VDD for
a high/low logic level at the inverter's input terminal. For inverter transistors
sized as above and biased at VDD = 30V , we have Istat = 17.3nA for VIN = VDD
and Istat = 14.3nA for VIN = 0V (cf. transfer characteristics in Fig. 2c and
Fig. 2d), resulting in an average static power dissipation of about 500nW , as
given by Eq. 2. On the other hand, dynamic power, dissipated during logic
transitions, has a twofold origin: a) the charging and discharging of parasitic
capacitances during logic transitions; b) the direct current path between supply
and ground rails during the transition time of the input signal. Lumping the
parasitics into a capacitive load CL, the average power consumed in its charging
and discharging can be written as
Ppar = CLV
2
DDfclk (3)
where fclk denotes the frequency at which the gate is switched on and oﬀ
[24]. Moreover, assuming that the inverter input signal has a constant slope
and a ﬁnite 0− 100% transition time ts, it can be shown that the direct current
path during the input signal transients results in the following contribution to
the dynamic power dissipation:
Pdc ≈
VDD − |VT,p| − VT,n
VDD
tsVDDIpeakfclk (4)
where Ipeak is the peak current ﬂowing through the n- and p- TFTs at the
switching threshold, and VT,n andVT,p are their threshold voltages [25]. Both
contributions to the dynamic power dissipation are proportional to the circuit
clock frequency, given that a higher rate of logic transitions determines a higher
number of dissipative events. Considering that the maximum clock frequency of
a digital logic circuit is typically 50− 100 times slower than the frequency pre-
dicted from ring oscillator measurements[26], we are in the position to estimate
the maximum dynamic power dissipated by one of our inverters. Referring to
the case of VDD = 30V , approximating CL in Eq. 3 as the input capacitance of
an inverter loaded by a replica of itself (≈ 16pF ), taking Ipeak as the saturation
current of our transistors at the switching threshold (≈ 30µA), and assuming a
transition time for the input signal equal to twice the propagation delay derived
from our ring oscillators, we obtain Pmaxpar ≈ 30µW and Pmaxdc ≈ 20µW . We thus
observe that, as expected, the power dissipation of our complementary logic is
dominated by the dynamic component, which can be more than an order of
magnitude higher.
Were we to pursue unipolar integration (e.g., with enhancement-mode sat-
urated load) using one of the semiconductors above, we would incur in much
higher power dissipation. Taking into consideration the case of a unipolar in-
verter gate, a direct current path would exist between supply and ground rails
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for one of the logic input levels (i.e., logic high for an n-type implementation),
due to both driver and load transistors being on. For the sake of illustration, let
us take a load transistor sized with the same dimensions as the ones appearing in
our complementary logic gates (i.e., minimum-size transistors). To compute the
static power dissipated by such a unipolar inverter, we can still resort to Eq. 2.
In the present case, however, Istat is no longer a minute oﬀ current, but instead
approximately equal to the saturation current at VGS = VDD. Referring again
to a power supply voltage of 30V , Istat ≈ 250µA by inspection of the transfer
characteristics in Fig. 2c and Fig. 2d. We would thus have a static power
dissipation of about Pstat ≈ 7.5mW . As the dynamic dissipation in unipolar
logic gates is around the same level as that of complementary ones for equal op-
erating speed[24], the static component is indeed the dominant source of power
consumption in the unipolar logic gates under consideration. In summary, the
total power dissipation of the complementary gates realized in our work is at
least two orders of magnitude lower than that of the unipolar counterpart. This
conﬁrms further the strength of the complementary approach we have pursued:
not only does it achieve large noise margins and excellent dynamic performance,
but also allows minimal power consumption.
4. Conclusions
We demonstrated a novel solution-based process in which an organic semi-
conductor, a metal-oxide semiconductor, and a polymeric dielectric are pro-
cessed on the same chip to give top-gate self-aligned transistors with state-of-
the-art performance. The resulting circuits constitute, to our knowledge, the
ﬁrst realization of hybrid complementary logic utilizing semiconductors and gate
dielectric all processed from solution. As we employed a subtractive patterning
procedure, we showed that the engineering of a proper etch stopper was re-
quired to achieve the desired transistor performance. The test logic circuits we
realized exhibit rail-to-rail transitions with large noise margins at power supply
voltages as low as 3.5V . Ring oscillators were then used to assess the speed of
our speciﬁc process implementation, from which we observed megahertz logic-
gate operation. Furthermore, we conducted an in-depth analysis of the power
consumption of our circuits, conﬁrming their little dissipation thanks to their
complementary character. Although our present work was conducted on glass
substrates, we believe that our hybrid integration approach based on common
polymeric gate dielectrics will also be attractive for realizing hybrid complemen-
tary circuits on plastic substrates. The mechanical ﬂexibility of a hybrid circuit
comprising only small oxide semiconductor islands but a mechanically ﬂexible
polymeric gate dielectric is likely to be superior to that of one that relies on
large-area inorganic gate dielectrics like SiO2 or SiNx.
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